

SP-ULX-GF22FDX-PLUS



Single Port, Voltage Scaling, High Speed

SRAM Memory Compiler

Voltage Scaling: Periphery VDD supports 0.5 V, 0.65 V, or 0.8 V while the SRAM array operates at 0.8 V (VDM); level translation is internal to the macro.

High-Speed Architecture: Up to four banks shorten bit lines and improve timing; I/O is placed on the instance edge for routing usability.

Low-Leakage Retention: Dedicated sleep mode uses optional array source biasing and separate array/periphery supplies so the periphery can be powered off while data is retained.

Bit Cell: Uses GLOBALFOUNDRIES 22FDX-PLUS low-leakage 6T L110 bit cells with a drawn area of 0.110 μm^2 .


Timing Margin Control: RWM, RM, and WM inputs provide selectable read/write timing margins, including fast-read and fast-write settings.

Body Bias Support: Periphery body-bias supplies are compatible with RacyIC active body bias; optional RBM control adjusts bit-cell speed/leakage.

Bit / Byte Write: Optional bit write enables independent writes to any subset of a word; programmable byte-wide write enable reduces control-pin count.

Error Protection: Optional SECEDED supports single-bit correction and dual-bit detection; parity error detection is also available.

Speed Grades: Fast supports the full instance-size range; Faster provides the highest speed with tighter instance-size limits.



Only functional Mode pins are Shown

Technology	GF 22nm FDX-PLUS	Max Instance	1.2 Mb (1248 Kb)	EDA Views (Partial List)	
Bit Cell	6T L110, 0.110 μm^2	Min Instance	1 Kb	GDSII Layout	LEF
Periphery VDD	0.5 / 0.65 / 0.8 V	Word Width	8 - 144 bits	LVS SPICE Netlist	Liberty: NLDN / CCS / LVF
Array VDM	0.8 V	Word Depth	64 - 16384 words	Behavioral Verilog + Testbench	Structural Verilog
Temperature	-40°C to +125°C	Banks	1, 2, 3, 4	UPF Power Models	ATPG: generic / Tessent
Power	Mesh	Column Fold	4, 8	Tessent MBIST Control	PDF / Text Datasheets
# Metal Layers	4	Speed	Fast / Faster	Bitmap (x,y)	APL Power Model
Modes	Functional / Scan / Sleep	Write Enable	Optional bit or byte	Voltus Power Grid Scripts	Hierarchical LVS cell list
Interface	Command line (mscinsgen)	Error Detection	SECEDED or Parity		

About Mobile Semiconductor

Nordic Semiconductor's Seattle memory team (formerly Mobile Semiconductor) provides SRAM, ROM, and Register File compilers optimized for ultra-low power, leakage, and high-performance applications.

www.mobile-semi.com | embedded-solutions@mobile-semi.com

(c) 2026 Nordic Semiconductor. All rights reserved.